








UM9 UMA SYSTEM DIAGRAM









PDC (Power Cap quantities follow UM3)




DPLL_REF_SSCLK: Embedded
Display Port PLL Differential Clock
In. If no eDP, do we need
implement these R?

| | DIS | SG |
|----|-------|-------|
| Ra | NA | 0 ohm |
| Rb | 0 ohm | NA |
| Rc | 0 ohm | NA |

03



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.

Name different with power

+VCC_CORE

| | | | |
|------|----------------|------|--------|
| C324 | *22U/6.3V 8 NC | AG35 | VCC1 |
| C334 | *22U/6.3V 8 NC | AG34 | VCC2 |
| C330 | *22U/6.3V 8 NC | AG32 | VCC3 |
| C329 | *22U/6.3V 8 NC | AG31 | VCC4 |
| C41 | *22U/6.3V 8 NC | AG30 | VCC5 |
| C40 | *22U/6.3V 8 NC | AG29 | VCC6 |
| C325 | *22U/6.3V 8 NC | AG27 | VCC7 |
| C316 | *22U/6.3V 8 NC | AG26 | VCC8 |
| C333 | *22U/6.3V 8 NC | AG25 | VCC9 |
| C54 | *22U/6.3V 8 NC | AF35 | VCC10 |
| C42 | *22U/6.3V 8 NC | AF34 | VCC11 |
| C336 | *22U/6.3V 8 NC | AF32 | VCC12 |
| C328 | *10U/6.3V 8 NC | AF33 | VCC13 |
| C32 | *10U/6.3V 8 NC | AF31 | VCC14 |
| C31 | *10U/6.3V 8 NC | AF30 | VCC15 |
| C33 | *10U/6.3V 8 NC | AF29 | VCC16 |
| C53 | *10U/6.3V 8 NC | AF28 | VCC17 |
| C39 | *10U/6.3V 8 NC | AF27 | VCC18 |
| C49 | *10U/6.3V 8 NC | AD35 | VCC19 |
| C30 | *10U/6.3V 8 NC | AD34 | VCC20 |
| C28 | *10U/6.3V 8 NC | AD33 | VCC21 |
| C339 | *10U/6.3V 8 NC | AD32 | VCC22 |
| C317 | *10U/6.3V 8 NC | AD31 | VCC23 |
| C331 | *10U/6.3V 8 NC | AD30 | VCC24 |
| C322 | *10U/6.3V 8 NC | AD29 | VCC25 |
| C55 | *10U/6.3V 8 NC | AD28 | VCC26 |
| C335 | *10U/6.3V 8 NC | AD27 | VCC27 |
| C33 | *10U/6.3V 8 NC | AD26 | VCC28 |
| C29 | *470U NC | AD25 | VCC29 |
| C23 | *470U NC | AD24 | VCC30 |
| | | AD23 | VCC31 |
| | | AD22 | VCC32 |
| | | AD21 | VCC33 |
| | | AD20 | VCC34 |
| | | AD19 | VCC35 |
| | | AD18 | VCC36 |
| | | AD17 | VCC37 |
| | | AD16 | VCC38 |
| | | AD15 | VCC39 |
| | | AD14 | VCC40 |
| | | AD13 | VCC41 |
| | | AD12 | VCC42 |
| | | AD11 | VCC43 |
| | | AD10 | VCC44 |
| | | AD9 | VCC45 |
| | | AD8 | VCC46 |
| | | AD7 | VCC47 |
| | | AD6 | VCC48 |
| | | AD5 | VCC49 |
| | | AD4 | VCC50 |
| | | AD3 | VCC51 |
| | | AD2 | VCC52 |
| | | AD1 | VCC53 |
| | | AD0 | VCC54 |
| | | AD0 | VCC55 |
| | | AD0 | VCC56 |
| | | AD0 | VCC57 |
| | | AD0 | VCC58 |
| | | AD0 | VCC59 |
| | | AD0 | VCC60 |
| | | AD0 | VCC61 |
| | | AD0 | VCC62 |
| | | AD0 | VCC63 |
| | | AD0 | VCC64 |
| | | AD0 | VCC65 |
| | | AD0 | VCC66 |
| | | AD0 | VCC67 |
| | | AD0 | VCC68 |
| | | AD0 | VCC69 |
| | | AD0 | VCC70 |
| | | AD0 | VCC71 |
| | | AD0 | VCC72 |
| | | AD0 | VCC73 |
| | | AD0 | VCC74 |
| | | AD0 | VCC75 |
| | | AD0 | VCC76 |
| | | AD0 | VCC77 |
| | | AD0 | VCC78 |
| | | AD0 | VCC79 |
| | | AD0 | VCC80 |
| | | AD0 | VCC81 |
| | | AD0 | VCC82 |
| | | AD0 | VCC83 |
| | | AD0 | VCC84 |
| | | AD0 | VCC85 |
| | | AD0 | VCC86 |
| | | AD0 | VCC87 |
| | | AD0 | VCC88 |
| | | AD0 | VCC89 |
| | | AD0 | VCC90 |
| | | AD0 | VCC91 |
| | | AD0 | VCC92 |
| | | AD0 | VCC93 |
| | | AD0 | VCC94 |
| | | AD0 | VCC95 |
| | | AD0 | VCC96 |
| | | AD0 | VCC97 |
| | | AD0 | VCC98 |
| | | AD0 | VCC99 |
| | | AD0 | VCC100 |

Follow UM3

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES

1.1V RAIL POWER

VTT Rail Values are
Auburndale VTT=1.05V
Clarkfield VTT=1.1V

PSI# AN33 H_PSI# (45)

VID[0] AK35 VID0 (45)

VID[1] AK33 VID1 (45)

VID[2] AL35 VID2 (45)

VID[3] AL33 VID3 (45)

VID[4] AM33 VID4 (45)

VID[5] AM35 VID5 (45)

VID[6] AM34 VID6 (45)

PROC_DPRSPLVR

VTT_SELECT

G15 TP17

H_VTTVID1=Low, 1.1V

H_VTTVID1=High, 1.05V

ISENSE AN35 I_MON (45)

VTT_SENSE R15 VTT_SENSE (44)

VSS_SENSE_VTT A15

VCC_SENSE R281 100F 4 +VCC CORE



VSS_SENSE R280 100F 4

VCCSENSE (45)

VSSSENSE (45)

18A

Please note that +VCC GFX_CORE
should be 1.05V in Auburndale



IC_AUB_CFD_PGAR1P0

VTT1_45

VTT1_46

VTT1_47

VTT1_48

VTT1_49

VTT1_50

VTT1_51

VTT1_52

VTT1_53

VTT1_54

VTT1_55

VTT1_56

VTT1_57

VTT1_58

VTT1_59

VTT1_60

VTT1_61

VTT1_62

VTT1_63

VTT1_64

VTT1_65

VTT1_66

VTT1_67

VTT1_68

VTT1_69

VTT1_70

VTT1_71

VTT1_72

VTT1_73

VTT1_74

VTT1_75

VTT1_76

VTT1_77

VTT1_78

VTT1_79

VTT1_80

VTT1_81

VTT1_82

VTT1_83

VTT1_84

VTT1_85

VTT1_86

VTT1_87

VTT1_88

VTT1_89

VTT1_90

VTT1_91

VTT1_92

VTT1_93

VTT1_94

VTT1_95

VTT1_96

VTT1_97

VTT1_98

VTT1_99

VTT1_100

VTT1_101

VTT1_102

VTT1_103

VTT1_104

VTT1_105

VTT1_106

VTT1_107

VTT1_108

VTT1_109

VTT1_110

VTT1_111

VTT1_112

VTT1_113

VTT1_114

VTT1_115

VTT1_116

VTT1_117

VTT1_118

VTT1_119

VTT1_120

VTT1_121

VTT1_122

VTT1_123

VTT1_124

VTT1_125

VTT1_126

VTT1_127

VTT1_128

VTT1_129

VTT1_130

VTT1_131

VTT1_132

VTT1_133

VTT1_134

VTT1_135

VTT1_136

VTT1_137

VTT1_138

VTT1_139

VTT1_140

VTT1_141

VTT1_142

VTT1_143

VTT1_144

VTT1_145

VTT1_146

VTT1_147

VTT1_148

VTT1_149

VTT1_150

VTT1_151

VTT1_152

VTT1_153

VTT1_154

VTT1_155

VTT1_156

VTT1_157

VTT1_158

VTT1_159

VTT1_160

VTT1_161

VTT1_162

VTT1_163

VTT1_164

VTT1_165

VTT1_166

VTT1_167

VTT1_168

VTT1_169

VTT1_170

VTT1_171

VTT1_172

VTT1_173

VTT1_174

VTT1_175

VTT1_176

VTT1_177

VTT1_178

VTT1_179

VTT1_180

VTT1_181

VTT1_182

VTT1_183

VTT1_184

VTT1_185

VTT1_186

VTT1_187

VTT1_188

VTT1_189

VTT1_190

VTT1_191

VTT1_192

VTT1_193

VTT1_194

VTT1_195

VTT1_196

VTT1_197

VTT1_198

VTT1_199

VTT1_200

VTT1_201

VTT1_202

VTT1_203

VTT1_204

VTT1_205

VTT1_206

VTT1_207

VTT1_208

VTT1_209

VTT1_210

VTT1_211

VTT1_212

VTT1_213

VTT1_214

VTT1_215

VTT1_216

VTT1_217

VTT1_218



VTT1_219

VTT1_220

VTT1_221

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



For Discrete only

CFG[1:0] - PCI_Epress Configuration Select

- * 11= 1 x 16 PEG
- * 10= 2 x 8 PEG



Quanta Computer Inc.


PROJECT : UM9 UMA

Size Document Number

PROCESSOR 4/4 (GND)


Date: Wednesday, January 27, 2010 Sheet 6 of 51

| | 1 | 0 |
|---|--|--|
| CFG4 (Display Port Presence) | Disabled; No Physical Display Port attached to Embedded Display Port | Enabled; An external Display port device is connected to the Embedded Display port |
| CFG0 (PCI-Epress Configuration Select) | Single PEG | Bifurcation enabled |
| CFG3 (PCI-Epress Static Lane Reversal) | Normal Operation | Lane Numbers Reversed 15 -> 0 , 14 -> 1 |




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.


INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs



IBEX PEAK-M (HDA,JTAG,SATA)




IbexPeak-M_Rev1.0




UMA CRT,LVDS&HDMI signals



IBEX PEAK-M (LVDS,DDI)



IbexPeak-M_Rev1.0




UMA: CRT 55ohm, UMA CRT display ripple issue.





| TPM Function | |
|--------------|--------------|
| Enable | Mount |
| Disable | NC (Default) |

For AUDIO







| No Reboot strap. | |
|------------------|-------------------------------------|
| SPKR | Low = Default. High = No Reboot. |

RTC 1mA







Quanta Computer Inc.
PROJECT : UM9 UMA



IBEX PEAK-M (PCI-E,SMBUS,CLK)




IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (DMI,FDI,GPIO)











Quanta Computer Inc.

PROJECT : UM9 UMA






Quantities and M1/M3 follow UM3
Locations follow PDC






























Place these Caps near So-Dimm1.
Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%





Quantities and M1/M3 follow UM3
Locations follow PDC

9/28
Del H1&H2



9/28









Nut






Quanta Computer Inc.
PROJECT : UM9 UMA

Support the new imbedded diagnostics.



Shunt capacitors on LVDS for improving WWAN.



Close to PQ29

UM3

This page to CRT board





Quanta Computer Inc.

PROJECT : UM9 UMA

| | | |
|-------|-----------------------------|----------------|
| Size | Document Number | Rev |
| | CRT CONN | 1A |
| Date: | Wednesday, January 27, 2010 | Sheet 23 of 51 |


To CRT BOARD

INTERNAL SUBWOOFER AMP Only for 17''




| NB_MUTE# | TEST_WOOFER_EN | AUD_SPK_PD# | SUB_MUTE# |
|----------|----------------|-----------------|--------------------|
| 0 | 0 | L (Disable SPK) | L (Disable Woofer) |
| 0 | 1 | L (Disable SPK) | H (Test Woofer) |
| 1 | 0 | H (Test SPK) | L (Disable Woofer) |
| 1 | 1 | H (Test SPK) | H (Test Woofer) |





UM3-IO-0707.DSN Audio Jacks







UM3-IO-0707.DSN



3W



Quanta Computer Inc.
PROJECT : UM9 UMA



Quanta Computer Inc.
PROJECT : UM9 UMA

UM3

(34) KSO[0..17]

(34) KS[0..7]

U6

ITE8502E
LQFP-128L

KEYBOARD

ADC/DAC

PWM

LPC

IR/UART

LPC/FWH
FLASH

EGPC

GPIO

KEYBOARD

ADC/DAC

PWM


LPC

IR/UART

LPC/FWH
FLASH

EGPC

GPIO



KSO17 57 KSO17/GPC5
KSO16 56 KSO16/GPC3
KSO15 55 KSO15
KSO14 54 KSO15
KSO13 53 KSO13
KSO12 52 KSO12/SLCT
KSO11 51 KSO11/ERR
KSO10 46 KSO10/PE
KSO9 45 KSO9/BUSY
KSO8 44 KSO8/ACK
KSO7 43 KSO7/PD7
KSO6 42 KSO6/PD6
KSO5 41 KSO5/PD5
KSO4 40 KSO4/PD4
KSO3 39 KSO3/PD3
KSO2 38 KSO2/PD2
KSO1 37 KSO1/PD1
KSO0 36 KSO0/PD0

KS17 65 KS17
KS16 64 KS16
KS15 63 KS15
KS14 62 KS14
KS13 61 KS13/SLIN
KS12 60 KS12/INT
KS11 59 KS11/AFD
KS10 58 KS10/STB

(3,9,39) PLTRST# 22
(9) CLK_33M_KBC 13
(7,39) LFRAME# 6
(7,39) LAD0 10
(7,39) LAD1 9
(7,39) LAD2 8
(7,39) LAD3 7

(9) CLKRUN# 93
(7) SERIRQ 5
(10) SIO_EXT_SMI# D11 2
(10) SIO_EXT_SCI# D13 2
(10) GATEA20 D17 2
(22) LCD_TST 17

(10) RCIN# D10 2
(22) LCD_BAK T12 PAD
(26) NB_MUTE# ICH_AZ_CODEC_RST0#

(41,47) SMBCLK0 110
(41,47) SMBDAT0 111
(8) SMBCLK1 115
(8) SMBDAT1 116
(2,37) SMBCLK2 117
(2,37) SMBDAT2 118

(7,10) PCH_MELOCK R507
T11 PAD
(47) PS_ID T10 PAD
(34) CLK_TP_SIO
(34) DAT_TP_SIO

+3.3V_ALW
R63 100K
C137 1uF/10V
WRST#
+3.3V_ALW L6
BLM11A05S
+AVCC_EC 74
C147 0.1uF/16V_4
L5 603
AVCC 75
AVSS

32KHz Clock.(Layout close to EC)
C141 18pF/50V_4
W3 32.768KHZ
R496 10M/J_4
ITE8502_XTAL1
ITE8502_XTAL2
CLK_33M_KBC
R241 10
C284 2.2P
C287 0.1uF/16V_4
16

Close to PU9

IMVP_VR_ON
C424 100P_NC
50

VBAT1_VCC 11
+3.3V_RUN
C139 0.1uF/16V_4
16
+RTC_CELL
R66 1 1 2
SJ_0402

ADC0/GPI0 66
ADC1/GPI1 67
ADC2/GPI2 68
ADC3/GPI3 69
ADC4/GPI4 70
ADC5/GPI5 71
ADC6/GPI6 72
ADC7/GPI7 73
DAC0/GPJ0 76
DAC1/GPJ1 77
DAC2/GPJ2 78
DAC3/GPJ3 79
DAC4/GPJ4 80
DAC5/GPJ5 81

PWM0/GPA0 24
PWM1/GPA1 25
PWM2/GPA2 26
PWM3/GPA3 27
PWM4/GPA4 28
PWM5/GPA5 29
PWM6/GPA6 30
PWM7/GPA7 31
TACH0/GPD6 47
TACH1/GPD7 48

TMRI0/WUI2/GPC4 120
TMRI1/WUI3/GPC6 124
RXD0/GPB0 108
TXD0/GPB1 109
GPC0 110
GPD0 111
CTX0/GPB2 94
CRX1/GPH1/ID1 95
CTX1/GPH2/ID2 96

FLFRAME/GPG2/LF 100
FLRST/GPG0/TM 106
FLAD3/GPG6 104
FLAD2/SI 103
FLAD1/SI 102
FLAD0/SCE 101
FLCLK 105



EGAD/GPE1 82
EGCS/GPE2 83
EGCLK/GPE3 84
GPH3/ID3 96
GPH4/ID4 97
GPH5/ID5 98
GPH6/ID6 99
GPG1/ID7 107

RING/PWRFAIL/LPCRST/GPB7 112
PWRSW/GPE4 125
GINT/GPD5 33

BID2 96
USB_RIGHT_EN# 97
BID1 98
LCD_SIZE_ID 99
LCD_SIZE_ID2 107

ACAV_IN (36,41) 18
BAT2_LED (36) 21
AC_PRESENT (9) 112
SYS_PWR_SW# (36) 125
LCDVCC_TST_EN (22) 33

SMBDAT0 4
SMBCLK0 2
SMBDAT1 4
SMBCLK1 2
USB_LEFT_EN# R235 2
SUS_ON R83 2
IMVP_VR_ON R232 2
+3.3V_ALW
+3.3V_RUN
R243 1
R244 2
R239 100K_NC
Q21 2N7002W-7-F_NC
C288 0.1uF/10V_NC
R238 390K_NC
Q20
*MMST3904-7-F_NC




| BID1 | BID0 | UM9(UMA) | UM9C(Dis) |
|------|------|----------|-----------|
| 0 | 0 | SSI(X00) | SSI(X00) |
| 0 | 1 | PT(X01) | PT(X01) |
| 1 | 0 | ST(X02) | ST(X02) |
| 1 | 1 | Q1(A00) | Q1(A00) |
| 0 | 0 | (A01) | (A01) |


Quanta Computer Inc.
PROJECT : UM9 UMA
SIO ITE8502
Size Document Number
Date: Monday, February 01, 2010
Sheet 29 of 51
Rev 1A

For EC 8Mbit (1M Byte)

2nd source:AKE3GZN0N00




RTC BATTERY



For PCH

32Mbit (4M Byte)

2nd source:AKE39ZP0N00





Quanta Computer Inc.

PROJECT : UM9 UMA

UM3

WWAN To DB

WLAN To DB



Quanta Computer Inc.

PROJECT : UM9 UMA

<http://hobi-elektronika.net>

eSATA and USB To DB





Quanta Computer Inc.

PROJECT : UM9 UMA










| | | |
|------|------------------------------|-----|
| Size | Document Number | Rev |
| | eSATA & Right USB | 1A |

| | |
|-----------------------------------|----------------|
| Date: Wednesday, January 27, 2010 | Sheet 33 of 51 |
|-----------------------------------|----------------|




KEYBOARD CONNECTOR

Top side




100P CAPS CLOSE TO JKB3


SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.



ODD Connector



Place caps close to connector.



Quanta Computer Inc.


PROJECT : UM9 UMA

Size Document Number Rev 1A


SATA (HDD&CD_ROM)

Date: Monday, February 01, 2010 Sheet 35 of 51



Power




Power button Cable



3VALW ON POWER LOGIC








Check Connector P/N and footprint




Quanta Computer Inc.
PROJECT : UM9 UMA




LAN To DB





UM3




For FDI bus noise















| | | | |
|---------------------|---------------------------|-------|----------|
| | | | |
| Title | | | |
| +1.05V_VTT(RT8204C) | | | |
| Size | Document Number | | Rev |
| | UM9 UMA | | 2A |
| Date: | Monday, February 01, 2010 | Sheet | 44 of 51 |






| | | |
|---------------------|---------------------------|----------------|
| Title | | |
| +1.05V_PCH(RT8209A) | | |
| Size | Document Number | Rev |
| | UM9 UMA | 2B |
| Date: | Monday, February 01, 2010 | Sheet 48 of 51 |







- (1) AC : DC_IN → DC_IN_SS → +PWR_SRC
Bat : +VCHGR → +PWR_SRC, +5V_ALW2,
- (2) SYS_PWR_SW#
- (3) 3.3V_ALW_ON, ALW_ON
- (4) +3.3V_ALW, +5V_ALW, +15V_ALW
- (5) SUS_ON
- (6) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
- (7) ICH_RSMRST#
- (8) SIO_PWRBTN#
- (9) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
- (10) GFX_ON
- (11) +VCC_GFX_CORE, +1.1V_GFX_PCIE and PWRGD
- (12) RUN_ON_1(RUN_ON)
- (13) +0.75V_DDR_VTT
- (14) +5V_RUN, +3.3V_RUN, +3.3V_DELAY, +1.8V_RUN_GFX, +1.5V_RUN, +1.1V_VTT, +1.05V_PCH and PWRGD
- (16) IMVP_VR_ON
- (17) +VCC_CORE, IMVP_PWRGD
- (18) RESET_OUT#
- (19) ICH_PWRGD
- (20) PM_DRAM_PWRGD
- (21) CLK_CPU_BCLK(PCH to CPU)
- (22) H_PWRGOOD
- (23) PLTRST#(PCI_PLTRST#)

